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Abstract: Single muon triggers are crucial for the physics programmes at hadron collider experi-
ments. To be sensitive to electroweak processes, single muon triggers with transverse momentum
thresholds down to 20 GeV and dimuon triggers with even lower thresholds are required.
In order to keep the rates of these triggers at an acceptable level these triggers have to be
highly selective, i.e. they must have small accidental trigger rates and sharp trigger turn-on curves.
The muon systems of the LHC experiments and experiments at future colliders like FCC-hh will
use two muon chamber systems for the muon trigger, fast trigger chambers like RPCs with coarse
spatial resolution and much slower precision chambers like drift-tube chambers with high spatial
resolution.
The data of the trigger chambers are used to identify the bunch crossing in which the muon
was created and for a rough momentum measurement while the precise measurements of the muon
trajectory by the precision chambers are ideal for an accurate muon momentum measurement.
A compact muon track finding algorithm is presented, where muon track candidates are
reconstructed using a binning algorithm based on a 1D Hough Transform. The algorithm has been
designed and implemented on a System-On-Chip device. A hardware demonstration using Xilinx
Evaluation boards ZC706 has been set-up to prove the concept.
The system has demonstrated the feasibility to reconstruct muon tracks with a good angular
resolution, whilst satisfying latency constraints. The demonstrated track-reconstruction system, the
chosen architecture, the achievements to date and future options for such a system will be discussed.
Keywords: Trigger algorithms, Trigger concepts and systems, Digital electronic circuits, Pattern
recognition, cluster finding, calibration and fitting methods, Wire chambers
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1 Introduction
The exceptional results obtained by the Large Hadron Collider (LHC) [1] at CERN are pushing
towards the development and the design of next-generation hadron colliders. CERN has already
planned to upgrade the LHC to the High-Luminosity LHC in order to reach a luminosity up to one
order of magnitude higher than the nominal design [2]. In addition to that, studies have begun for a
conceptual design of a Future Circular Collider (FCC) with a centre-of-mass energy
√
s = 100TeV
[3].
Experiments at future colliders will have to operate in a very harsh radiation environment and
with high detector occupancies. The physics programme of these experiments will still be focused
on the understanding of the electro-weak symmetry breaking mechanism and on the search of
Beyond Standard Model physics signals.
Selective muon triggers will still be crucial to undertake this ambitious physics programme.
The foreseen high luminosities will require highly selective first-level (L1) muon triggers in order
to obtain the output trigger rate within acceptable rates. This can be done by improving the spatial
resolution of the triggering system, resulting in a drastically sharpened turn-on curve of the L1
trigger efficiency with respect to the muon transverse momentum pT .
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2 First-Level Muon Triggers at future colliders
A typical muon detector system at high energy hadron collider physics experiment is composed
of two kinds of gas detectors. Fast gaseous detectors, e.g. Resistive Plate Chambers (RPCs) or
Thin Gap Chambers (TGCs), which have an excellent time resolution (better than 20 ns), ideal to
identify the bunch crossing in which the muons have been produced; and high-resolution detectors,
like cylindrical Drift Tubes (DTs) that provide more precise measurements of the muon positions.
Three possible arrangements for the muon chambers have been taken into account in this paper.
• ATLASMuon Barrel (Figure 1). The system is composed of three layers of muon chambers
immersed in a magnetic field and disposed at distance of the order of few meters. Each
chamber (CHB1, CHB2, CHB3) is composed of two multi-layers (ML1, ML2) of DTs,
surrounded by fast RPC devices. Reconstructing the track segments in the different chambers,
it is possible to calculate the deviation angle or the sagitta of the muon track and, eventually,
to compute the muon transverse momentum.
• ATLAS Muon End-cap (Figure 2). In this case, two layers of muon chambers are installed
in a magnetic field free area, where muons have a straight line trajectory. The monitored
DT detectors are composed of two multi-layers and are surrounded by moderately fast TGC
devices, capable to work in high-rate regions, like the ATLAS endcaps. The transverse
momentum can be computed by adding a third muon chamber before the magnet (e.g. New
Small Wheel in ATLAS) and by computing the deviation of the position measurement of the
new chamber from the extrapolated line connecting the two DT chambers.
• FCC/CMSMuon System (Figure 3). A likely possibility for the FCC experiment consists of
adopting a CMS-like approach, utilising a single DT chamber composed of two multi-layers
of four tube layers separated by 1.5m for first-level trigger purposes. The DT detectors will
be surrounded by RPC devices, and it will be located after the super-conductive magnet. The
muon transverse momentum will be then calculated measuring the deviation between the
reconstructed muon segment and the impact parameter (IP).
An L1Muon Trigger system at future colliders will make use of both fast and precise chambers
to identify the segments and select high-pT muons. Typical thresholds for single muon and dimuon
triggers are 20 and 10GeV. TheMuon Trigger could be divided into two sub-systems: a pre-trigger,
which processes data from the fast chambers and has the role to identify region-of-interests (RoIs)
compatible with a high-pT muon candidate and with the bunch crossing (BX) under investigation.
Once the RoIs have been identified, they are transmitted to the downstream Muon Track Finder
Processor (MTFP). Figure 4 shows a schematic data-flow of the L1 Muon Trigger system.
All the hits that have been fired in the DTs, together with the information coming from the
pre-trigger, will be input to the MTFPs. The first step is then to select the DT hits in each chamber
that are compatible with the identified BX and RoI. These hits are then used to perform a more
accurate pattern recognition, which keeps only those hits that belong to the actual segment and
uses them to compute the required segment parameters. Once the segments have been found, it is
possible to calculate the muon transverse momentum and make an L1 trigger decision.
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Figure 1: An ATLAS barrel-like muon spectrometer. The system is composed of three layers of
DTs and RPCs immersed in a magnetic field.
There are several possibilities to perform the segment reconstruction in the MTFPs. The goal
of the segment reconstruction algorithm is to identify the segments from high-pT muon track in the
DT chambers with high efficiency and good resolution. The algorithm must also be fast, to operate
within the typically short first-level trigger latency, and be hardware implementable. Finally, the
designed algorithm must be lightweight in terms of resource utilisation, in order to keep the cost of
the final system low.
3 A Compact L1 Muon Track Finder Processor
A lightweight, fast, efficient and cost-effective algorithm is presented in this article. The algorithm
is based on the use of the Hough Transform (HT) [4] technique to perform pattern recognition.
3.1 Segment Finder with a 1D Hough Transform
Within a single multi-layer DT chamber, the magnetic field integral is so small that the muon
trajectory can be approximated by a straight line,
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Figure 2: An ATLAS endcap-like muon spectrometer. The system is composed of two layers of
DTs and TGCs located in a field-free area. The addition of an extra chamber before the magnet
(e.g. the New Small Wheel in ATLAS) allows the computation of the muon transverse momentum.
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Figure 3: An FCC-like muon spectrometer. The system is composed of DT and RPC devices
located after the magnet in a field free area. The muon transverse momentum can be computed by
extrapolating the reconstructed muon segment to the interaction point (IP).
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Figure 4: Diagram of a possible readout chain for a muon trigger sector. RPCs hits are transmitted
first to a pre-trigger processor, which identify the RoI and BX and computes a coarse estimation of
the segment parameters. Meanwhile, DT hits are transmitted to the Muon Track Finder Processors,
where they are matched with the pre-trigger windows and then used to perform a more precise
segment reconstruction. The muon transverse momentum is then computed and the result is
forward to the L1 Global Trigger for a final decision.
y = mz + b, (3.1)
where (z, y) are the local coordinates of the muon in the chamber at each time, and (m, b) are the
slope-intercept parameters of the segment. A Hough Transform considers a straight line in terms
of its slope-intercept parameter. Each point on the track draws a straight line in the HT space. A
crossing of lines in the HT space identifies the (m, b) parameters corresponding to a possible track
candidate.
Each fired drift tube in the DT chamber measures the drift radius r , corresponding to the
distance between the tube anode (zt, yt ) and the muon track,
r =
mzt + b + yt√
1 + m2
. (3.2)
In addition to the RoI information, the pre-trigger could be used also to compute a first estimate
of the segment parameters (m¯, b¯) that can be used as input seed by the segment finder algorithm.
Indeed a 1D HT array can be constructed, where the m-axis reduces to the point m = m¯. Since
the two MLs are supposed to be at a distance of the order of 20 tube diameters, it is reasonable to
consider them independents and to have a histogram for each ML.
For each DT hit a value of the intercept b is calculated,
– 5 –
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Figure 5: Illustration of the 1D Hough Transform method. For each fired tube, two values of b± are
computed because of the two-fold ambiguity of the drift tube. A 1D histogram of b is then filled.
A segment candidate is then identified by the bin with the largest hit content.
b± = ±
√
1 + m¯2 · r − (m¯zt − yt ), (3.3)
where the sign’s difference is due to the two-fold ambiguity of the drift tube. Each hit fills then the
1D HT histogram with its values of b±. A segment candidate is identified if at least one maximum
per multi-layer is found, where a maximum shall contain at least two hits. If more than one
maximum with different hit content is present, more segment candidate can be generated. A limit
on the number of maxima per ML histogram can be defined to reduce bandwidth and resources.
Figure 5 illustrates the HT pattern recognition work-flow for a segment candidate in one ML.
Hits belonging to a segment candidate are finally extracted and used in the downstream segment
fitting stage.
Figure 6: Illustration of the hit coordinates and their relation to the tube parameters.
– 6 –
3.2 Segment Fitter with a Simple Linear Regression Technique
In the case where there is no magnetic field within a chamber or the field integral is small, the muon
trajectory in a chamber can be treated as a straight line. In this case, the segment parameters are
calculated by means of a Simple Linear Regression (SLR) fitter.
Once the segment candidate hits have been identified, it is possible to compute the exact hit
positions on the segment,
yh = yt ± ∆y, zh = zt ∓ ∆z, (3.4)
where the signs of ∆y, ∆z depend on the which solution of b± is compatible with the investigated
segment candidate. Figure 6 shows a scheme of the utilised coordinates for a single tube.
∆y and ∆z can be calculated by means of simple trigonometric rules that express them in terms
of m¯,
∆y =
r√
1 + m¯2
, ∆z = r · m¯√
1 + m¯2
. (3.5)
Once the hit coordinate have been calculated, it is finally possible to compute the segment fit
parameters using the standard linear regression formulas,
bˆ =
(∑h yh)(∑h z2h) − (∑h zhyh)(∑h zh)
nHits(∑h z2h) − (∑h zh)2 , (3.6)
mˆ =
nHits(∑h zhyh) − (∑h yh)(∑h zh)
nHits(∑h z2h) − (∑h zh)2 , (3.7)
where nHits is the number of hits in the current segment candidate.
In the case that more than one segment has been reconstructed, the algorithm can set-up in
different ways. For single muon triggers, it keeps only the segment with the lowest fit χ2, while for
a dimuon trigger it would keep the two segments with the lowest χ2 values. In principle, a cut on
the χ2 could be also be imposed to reject fake segments.
Segments are reconstructed independently in the three muon chambers and then used for the
final pT computation.
3.3 Transverse Momentum Calculation
Different strategies can be used to compute the muon transverse momentum, depending on the
number of measured positions in the detector. The transverse momentum of a muon particle with
charge q travelling in a homogeneous magnetic field of magnitude B is defined as,
pT = qBR, (3.8)
where R is the curvature radius R. Different methods can be adopted to measure R, depending on
the number of available position measurements in the detector.
If only two measurements are available, the curvature radius can be calculated by measuring
the deflection angle ∆θ, defined as the polar-angle difference between segments in two chambers.
– 7 –
R =
∆y
2 sin∆θ
, (3.9)
where ∆y is the distance along the y-axis between the two positions (Figure 7).
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Figure 8.25: (a) Schematic of the concept of the polar angle difference between the two segments. The
combination considered for the barrel is the middle and outer stations, but any other combination
can in principle be used as well. (b) Schematic of the concept of the distance between the position
of a segment and the position extrapolated from two segments. The figures show the cross-sectional
view for so-called even sectors. The variable is defined similarly in so-called odd sectors. For 1.05 <
|h| < 1.3, the endcap inner station is assumed alternatively to the barrel inner station.
211
Figure 7: Schematic view of the deflection angle measurement in the ATLAS detector [7].
If segments are available in three chambers, the sagitta method [5] can be used. The sagitta
s is defined as the distance between the position of one segment from the straight line joining the
other two (Figure 8). For small incident angles, the curvature radius R can be approximated as,
R =
8s
(∆y)2 . (3.10)
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Figure 8.25: (a) Schematic of the concept of the polar angle difference between the two segments. The
combination considered for the barrel is the middle and outer stations, but any other combination
can in principle be used as well. (b) Schematic of the concept of the distance between the position
of a segment and the position extrapolated from two segments. The figures show the cross-sectional
view for so-called even sectors. The variable is defined similarly in so-called odd sectors. For 1.05 <
|h| < 1.3, the endcap inner station is assumed alternatively to the barrel inner station.
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Figure 8: Schematic view of the sagitta parameter measurement in the ATLASmuon spectrometer.
[7].
The previ us equations are valid f r a system i mersed in a mogeneous magnetic field.
Unfortunately, this is not the situation for the ATLAS barrel muon system, where the magnetic field
presents strong variations. In this case, the detector volume can be divided into small regions and
the magnetic field B(φ, η) can be approximated to the second order of the series expansion. The
transverse momentum can then be expressed as,
– 8 –
pT =
q∆y2B(η, φ)
8s
= S(s) + P(φ) + E(η), (3.11)
where S, P and E are simple polynomial functions,
S(s) = (1/s − a0)/a1, (3.12)
P(φ) =
2∑
i=0
pi · φi, (3.13)
E(η) =
2∑
i=0
ei · ηi, (3.14)
with ai, pi and ei parameters that can be determined numerically with experimental data.
4 Hardware Demonstrator
In order to demonstrate the feasibility of the approach and measure its performance, a full muon
reconstruction at hardware trigger level in a single trigger tower (three muon chambers) have been
implemented for the System-on-Chip (SoC) Xilinx Zynq device1, mounted on a Xilinx ZC706
evaluation board [6].
The algorithm has been adapted to the geometry of the Phase II upgrade of the ATLAS muon
barrel spectrometer [7]. So, the current muon trigger system, composed by RPCs and TGCs, is
used as a pre-trigger for the MTFP. MDT hits are then matched and used for the finer segment
reconstruction [8].
Figure 9 shows an overview of the MTFP, illustrating the main logic components and their
interconnectivity. The pattern recognition and the segment fitting steps are implemented as dedi-
cated IP-Core into the Programmable Logic (PL) of the device, while two different implementations
of transverse momentum computation have been investigated. A first possibility consists of per-
forming the pT calculation into the Processing System (PS), where it could take advantage of the
floating-point unit (FPU) and the media processing engine (NEON) of the ARM processor. An
alternative would be integrating it directly on the PL, which eliminates any further latency due to
data transmissions between the PL and the PS.
4.1 Demonstrator Framework
In order to measure the performance of the implementation under realistic condition and with
sufficient statistics, simulated single muon events are used as input data and are transmitted from
PC software via USB to the PS and further to the PL by using a DMA IP-Core (Direct Memory
Access), which loads the single hit information one-by-one into the trigger IP-Core. After track
reconstruction, the resulting data is returned to the PS and further back to the PC where the results
are compared with simulation, see Fig. 10.
Instead of transmitting the full dataset via USB, one could consider to store input data in the PS
memory and, therefore, minimize implementation effort. As the PS memory provides a two-level
1Xilinx xc7z045ffg900-2
– 9 –
CH 1 
DT Hits 
FIFO
CH 2 
DT Hits 
FIFO
CH 3 
DT Hits 
FIFO
CH 1 
Segment 
Finder
CH 2 
Segment 
Finder
CH 3 
Segment 
Finder
Programmable Logic (PL) Processing System 
(PS)
DT1 Hits
DT2 Hits
DT3 Hits
seed 3
seed 2
seed 1
segment 1
segment 2
segment 3
pT 
Calculator
AXI
Figure 9: Overview of the main components of the MTFP and their location on the Zynq device.
DT hits from each chamber are first stored in a FIFO, waiting for the arrival of the pre-trigger seed.
Once it comes, hits are transmitted to the segment finder modules, which reconstruct the three
segments. Segments are then transmitted to the PS via AXI bus where the final pT calculation takes
place. An alternative approach integrates also the pT calculation in the PL area.
Figure 10: Dataflow of the demonstrator set-up. Simulated data is transferred via USB to the
demonstrator where it is processed by the track reconstruction logic. Afterwards, the results are
transferred back to the PC where they are compared with simulation.
cache, the timing performance of this simple implementation would be sufficiently better than for a
realistic implementation, because the input data is permanently stored in the cache, and, therefore,
immediately available for processing.
4.2 Algorithm Implementation in FPGA
Figure 11 shows a simplified layout of the implemented segment finder firmware. The RoIs of a
future ATLAS or FCC first-level muon trigger are supposed to have a maximum width of ±3 tubes.
Assuming that the tubes will be readout per tube layer, with each tube sending one hit per clock, a
fixed-length packet of six clock cycles is input to the firmware. The seed information is assumed to
– 10 –
arrive before the first hit comes in.
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FIRMWARE BLOCK DESIGN
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Figure 11: Firmware implementation of one segment finder processor. Hits belonging to different
tube layers are sent to independent Hit Processor modules for the b± computation. Hits are then
transmitted to the two-stage Histogram blocks, which identify the maxima in the two ML. Hits
belonging to maxima are then forwarded to the Linear Fitters, for the final segment parameter
calculation. A χ2 comparison is then implemented to select only the segment with the better fit
quality, which is eventually selected and transmitted to the pT calculation unit.
Hits are directly transmitted to the Hit Processor modules, which compute for each hit the
values of b± and forward them to the two HT histograms, one per ML, for the pattern recognition
stage.
To achieve acceptable efficiency, it has been found that a 1D HT histogram of 256 bins is
necessary. Implementing such a big histogram straight away into the FPGA would require a large
use of LUT. On the other hand, the pattern recognition step could be easily divided into two stages.
1. Hits fill first histograms of 32 wider bins of 7.5mm width, covering the entire range of b±
(Histo ML0_A, Histo ML1_A). The maximum in the histograms are then identified and all hits
belonging to bins in an interval of ±2 bins from the maximum are selected and transmitted
to the second histogram.
2. Second histograms of 40 bins of 0.93mm width, the same granularity of the 256-bins
histogram, are then filledwith the surviving hits (HistoML1_B,HistoML1_B). This histogram
covers a fixed smaller range of b±, whose limits change at each time depending on the position
of the maximum in the first histogram. In order to avoid bin-boundaries effect, each hit fills
also the bins corresponding to values of (b± ± 1) for a total width of 2.8mm (triple-filling).
Each bin in the histograms keeps a record of the hits so that possible duplications are avoided.
Up to twomaxima per histogram are identified, meaning that amaximum of four segment candidates
can be produced. Hits belonging to candidates are then transmitted to the Linear Fitter instances,
which compute the segment fit parameters and the χ2 values. The Simple Linear Regression fitting
stage has been implemented using a chain of DSP blocks. The divisions present in Eq. 3.7 have
been implemented using a 21-bit depth ROM.
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The implemented algorithm has been designed for a single muon trigger. For this reason,
produced segments are compared in the χ2 comparison module, which selects the segment with
the lowest χ2 and transmits it to the pT calculation unit.
4.3 Demonstrator Results
To validate the implemented algorithm, simulated physics events of single muons were produced
with standalone simulation software, including modelling of the ATLAS Phase-II MDT chambers
and of the expected background hit rate at HL-LHC. For these studies only the more difficult case
of the ATLAS Muon Barrel spectrometer has been considered, where the provided input seed has
an average angular resolution of the order of the 10-15mrad.
An emulation software has been developed, processing the same digitised hit and seed infor-
mation used as input to the demonstrator to reconstruct segments. Hit and seed data are transmitted
to the evaluation board over USB-UART and output segments are read out in the same way. A com-
parison software has also been created, comparing the results obtained in hardware and emulation.
Since the developed emulator code is not clock-accurate in the description of the algorithm, small
differences are expected to arise.
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Figure 12: Distribution of segment candidate as a function of the fitted segment parameters
(α, b). Results obtained with the hardware demonstrator (dots) are compared with expectations
from software emulation (blue line). A compatibility of 99.7% has been observed, with a perfect
matching of about 99.5%.
Figure 12 shows the distributions of the reconstructed segment parameters in both hardware
and emulation. The hardware is able to reconstruct about 99.7% of the segments found by the
emulation and in about 99.5% of the cases, hardware and emulation create the same segment, with
identical angular and spatial parameters.
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4.3.1 Segment Finding Efficiency
The segment finding efficiency is measured with respect to all generatedmuon particles that produce
at least two hits in each MDT multi-layer. According to the ATLAS Phase-II requirements [7], a
muon segment is defined as correctly reconstructed if,
|αreco − αgen | < 3mrad and |breco − bgen | < 1mm , (4.1)
where α is the angle between the segment and the z-axis. Figure 13a shows the segment finding
efficiency as a function of the input seed accuracy, as measured in hardware and emulation. Both
implementations produce similar results, although the hardware shows a slightly lower efficiency.
This discrepancy is attributable to still present differences in the two implementations, which are
foreseen to be fixed in future.
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Figure 13: Segment Finding efficiency as a function of the input seed accuracy. (a) Results obtained
with the hardware demonstrator (red) are comparedwith expectations from software emulation (blue
line). A good agreement is observed. (b) Simulated results obtained using a reseeding procedure
in case of bad input hits. For reference results obtained without the reseeding are also shown. The
reseeding procedure significantly improves the segment finding performance.
As expected the algorithm depends strongly on the input seed accuracy. A bad input seed with
uncertainty larger than 25mrad can lead to a wrong filling of the HT array and, eventually, to a
wrong selection of the hits for the final segment fitting. In any case, this situation is not realistic
since the ATLAS RPCs are expected to provide an input seed with an angular resolution of about
20mrad in the worst case and the ATLAS TGCs have an even better resolution of the order of
5mrad.
Nevertheless, in case of a very bad seed or in the most pessimistic situation, where the pre-
trigger is capable to provide only a RoI without seed parameters, a reseeding procedure can be
adopted to retrieve this loss in efficiency. A simple way to recompute the input seed would be to
use the average positions of the hits in the two MDT multi-layers and calculate the input slope by
drawing a line between the two points.
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Figure 13b shows the segment finding efficiency measured in emulation, with and without the
reseeding. The reseeding procedure is able to compensate for the bad input seed accuracy, bringing
the efficiency above 93%. This simple reseeding procedure could be easily implemented on FPGA,
with an estimated extra latency of twenty clock cycles (about 84 ns at 240MHz).
4.3.2 Segment Parameter Resolution
Figure 14 shows the resolution of the two measured segment parameters (α, b) for reconstructed
segments for both hardware and emulation, as a function of the input seed angular uncertainty.
The achieved resolutions are good enough to ensure an accurate measurement of the muon pT .
A reasonable level of agreement between hardware and emulation is observed, with remaining
differences due to small discrepancies in some parts of the two implementations. A degradation in
resolution for worse input seed is clearly visible, although it can be cancelled by using the procedure
previously illustrated.
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Figure 14: Resolution of the angular (a) and spatial (b) segment parameters as a function of the
input seed angular uncertainty. Results obtained with the hardware demonstrator (red) are compared
with expectations from software emulation (blue). Similar performances are observed.
4.3.3 FPGA Resource Utilisation and Latency
The implemented algorithm is very light in terms of resource utilisation. Table 1 shows the FPGA
resource utilisation for each module of the firmware and for the entire Muon Track Finder Processor,
as implemented on the Zynq 7045 SoC. The main utilised components are the DSPs, which are
fundamental to run the segment fitting step.
The adopted firmware has also a low fixed latency, reconstructing one segment any 300 ns
with a running frequency of 240MHz. This relatively low latency provides enough time for the
subsequent data transmission to the ARMprocessor and for the final pT computation, which requires
approximately 360 ns.
An alternative would be to implement also the transverse momentum computation on the PL.
A pT calculator based on the sagitta method has been designed and implemented in the same Zynq
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Table 1: Resource utilisation of the full Muon Track Finder processor and of the single firmware
modules, as implemented in the Xilinx Zynq XC77045 SoC device. BRAMmemory is used for the
implementation of the DT Hit FIFOs. For comparison, also available logic resources of the Xilinx
Zynq XC77045 and XC77100 are shown.
LUTs [103] DSPs FFs [103] BRAM (36 Kb)
Hit Processor 0 3 0 0
Histo A 1.2 0 0.5 0
Histo B 4.4 0 1.7 0
Fitter 2.6 59 2.4 0
pT calculator 1.5 3 0.1 17
Segment Finder 23.2 255 14.8 3.5
Muon Track Finder 71.7 837 44.5 27.5
Zynq 7045 218 900 437 545
Zynq 7100 277 2020 555 755
7045 SoC device. The implemented module has a fully pipelined design and is very lightweight in
terms of resource usage (see Table 1). The main utilised components are the DSPs for the equations
and the BRAM, which stores the needed constants. The firmware has also a low-latency, requiring
only seven clock cycles (ca. 30 ns at 240MHz) to determine the muon transverse momentum.
5 Future Perspectives
Although a system based on Zynq 7045 devices could be able to perform successfully the muon
track finding task in a single trigger sector, it would be beneficial to adopt a slightly bigger chip.
A better choice is given by the Xilinx Zynq XC7Z100, which has more than twice the number of
DSP slices than the 7045. That would allow the implementation of the other three segment finder
modules and, therefore, the reconstruction of another muon track.
Further studies and improvements are also foreseen regarding the muon transverse momentum
computation step, with a final decision to be taken on which implementation (FPGA or ARM) to
adopt.
A prototype board based on Zynq/Kintex Ultrascale devices is under development within the
ATLAS Phase-II MDT Trigger project, and it will be used to test the feasibility and the performance
of a dimuon track finder processor.
6 Conclusions
A compact algorithm for muon track reconstruction at future hadron collider experiments has been
presented. The algorithm has been successfully tested by means of software emulation and a
hardware demonstration. The algorithm is based on a 1D Hough Transform method to perform the
pattern recognition and on a Simple Linear Regression technique for the segment fitting.
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The hardware demonstrator has successfully shown that it is possible to perform a full muon
track reconstruction in a trigger sector composed of three muon chambers with good performance
and low latency. The implemented algorithm is characterised by a low usage of FPGA resources
and, therefore, it is an ideal candidate for hadron collider experiment purposes, where the large area
of the system places stringent requirements also on the final costs.
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